VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification - Yubeaton, Patrick; Nakkab, Andre; Xiao, Weihua; Collini, Luca; Karri, Ramesh; Hegde, Chinmay; Garg, Siddharth (Advances in Neural Information Processing Systems, 2025)